

UNITED STATES PATENT AND TRADEMARK OFFICE

D STATES DEPARTMENT

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/648,044	08/25/2000	CHANDRA V. MOULI	MIO 0054 PA	6800	
7590 11/03/2003			EXAMINER		
KILWORTH GOTTMAN HAGAN & SCHAEFF LLP			NADAV, ORI		
ONE DAYTON CENTRE SUITE 500 ONE SOUTH MAIN STREET		ART UNIT	PAPER NUMBER		
DAYTON, OH 45402-2023			2811		

DATE MAILED: 11/03/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application	No.	Applicant(s)					
	09/648,044		MOULI ET AL.					
Office Action Summary	Examiner		Art Unit					
•	ori nadav		2811	1015				
The MAILING DATE of this communication ap		over sheet with the co		dress				
Period for Reply								
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status								
1) Responsive to communication(s) filed on 29	August 2003 .							
2a)⊠ This action is FINAL . 2b)□ T	his action is no	on-final.						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Disposition of Claims								
4)⊠ Claim(s) <u>1-14,45 and 46</u> is/are pending in the application.								
4a) Of the above claim(s) is/are withdrawn from consideration.								
5) Claim(s) is/are allowed.								
6)⊠ Claim(s) <u>1-14,45 and 46</u> is/are rejected.								
7) Claim(s) is/are objected to.								
8) Claim(s) are subject to restriction and/or election requirement.								
Application Papers	or							
9) The specification is objected to by the Examiner.								
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.								
If approved, corrected drawings are required in reply to this Office action.								
12) The oath or declaration is objected to by the Examiner.								
Priority under 35 U.S.C. §§ 119 and 120								
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).								
a) All b) Some * c) None of:								
1. Certified copies of the priority documents have been received.								
2. Certified copies of the priority documents have been received in Application No								
 Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).								
 a) The translation of the foreign language provisional application has been received. 15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121. 								
Attachment(s)								
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5		r (PTO-413) Paper No Patent Application (PT					

Art Unit: 2811

DETAILED ACTION

Claim Rejections - 35 USC § 102/103

The following is a quotation of the appropriate paragraphs of 35

U.S.C. 102 that form the basis for the rejections under this section made in this

Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 1. Claims 1, 3, 5-9 and 45 are rejected under 35 U.S.C. 102(b) as anticipated by or, in the alternative, under 35 U.S.C. 103(a) as obvious over Akram et al. (WO99 31732A).

Akram teaches in figures 9 and 10 and related text a circuit structure comprising a semiconductor layer 12; a source region and a drain region 38, 40 in the semiconductor layer which are lightly doped and heavily doped with a first conductivity-type dopant; a channel region located between the source/drain regions; a gate oxide layer 16e, 16f located on a surface of the channel region; and a gate electrode 20 comprising polysilicon and one or more additional layers 22 selected from the group consisting of metals, metal alloys, highly doped

Application/Controllumber: 09/648,044

Art Unit: 2811

polysilicon, silicides, and polycides (polysilicon/metal silicide stacks) having first and second leading edges located on a portion of the gate oxide layer, where a portion of the gate oxide layer defines an overlap region which is beneath the gate electrode and adjacent the first leading edge and inward of the second leading edge and adjacent the drain region, the overlap region comprising fluorine having an ion implant concentration higher than in adjacent oxide layer portions of the oxide layer and adjacent both the first and second leading edges of the gate structure, and which can be effective to lower the surface electrical field in the overlap region, and including a pair of spaces 44e, 44f adjacent the gate electrode.

Akram does not explicitly state that the fluorine is effective to lower the surface electrical field in the overlap region. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to use fluorine in Akram's device sufficient to lower the surface electrical field in the overlap region in order to improve the device characteristics.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

⁽a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Application/Cont Number: 09/648,044

. Art Unit: 2811

2. Claims 2, 4, 12-14 and 46 are rejected under 35 U.S.C. 103(a) as being unpatentable over Akram.

Akram teaches substantially the entire claimed structure, as applied to claim 1 above, except using a fluorine concentration of about 1 E 18 atoms per cubic centimeter.

Regarding claims 2, 4, 13 and 46, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to use a fluorine concentration of about 1 E 18 atoms per cubic centimeter in Akram's device, since it is within the skills of an artisan in order to improve the characteristics of the device by routine experimentation and optimization. Note that differences in concentration or temperature do not support the patentability of subject matter encompassed by the prior art unless there is evidence indicating such concentration or temperature is critical. "[W]here the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation." In re. Aller , 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955). See also. In re. Hoeschele , 406 F.2d 1403, 160 USPQ 809 (CCPA 1969). For more recent cases applying this principle, see Merck & Co. Inc. v. Biocraft Laboratories Inc. , 874 F.2d 804, 10 USPQ2d 1843 (Fed. Cir.), cert. denied , 493 U.S. 975 (1989), and. In re. Kulling , 897 F.2d 1147, 14 USPQ2d 1056 (Fed. Cir. 1990).

Regarding claims 12-14, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to use Akram's transistor in a

Application/Cont Number: 09/648,044

. Art Unit: 2811

CMOS configuration in order to use the device in a specific application which requires a CMOS device.

3. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Akram in view of Admitted Prior Art (APA).

Akram teaches substantially the entire claimed structure, as applied to claim 1 above, except a gate electrode is comprised of a layer of polysilicon, a layer of titanium nitride deposited on the polysilicon layer, and a layer of tungsten deposited on the titanium layer. APA teaches in figure 1 a gate electrode is comprised of a layer of polysilicon 18, a layer of titanium nitride 20 deposited on the polysilicon layer, and a layer of tungsten 22 deposited on the titanium layer. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to use a gate electrode comprising of a layer of polysilicon, a layer of titanium nitride deposited on the polysilicon layer, and a layer of tungsten deposited on the titanium layer in Akram's device, in order to reduce the contact resistance of the device.

4. Claims 11-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Akram (5,750,435) in view of Motoyoshi et al. (JP 6-53492).

Akram teaches substantially the entire claimed structure, as applied to claim 1 above, except using the transistor in a CMOS configuration.

Motoyoshi et al. use a transistor having a gate oxide comprising fluorine in a CMOS configuration. it would have been obvious to a person of ordinary skill in

Application/Controllumber: 09/648,044

. Art Unit: 2811

the art at the time the invention was made to use Akram's transistor in a CMOS configuration in order to use the device in a specific application which requires a CMOS device.

Regarding claim 11, Motoyoshi et al. teach in figure 7 a pair of conductive studs and an interlevel dielectric layer provided on the semiconductive layer, the interlevel dielectric layer have a pair of through holes, each accommodating one of each the pair of conductive studs, and one of each the pair of conductive studs contacting one of each the source/drain regions. it would have been obvious to a person of ordinary skill in the art at the time the invention was made to use a pair of conductive studs through an interlevel dielectric layer provided on the semiconductive layer, the interlevel dielectric layer have a pair of through holes, each accommodating one of each the pair of conductive studs, and one of each the pair of conductive studs contacting one of each the source/drain regions in Akram's device in order to operate the device in its intended use. Note that the device would not operate without external connections.

Regarding claim 13, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to use a fluorine concentration of about 1 E 18 atoms per cubic centimeter in Akram's device, since it is within the skills of an artisan in order to improve the characteristics of the device by routine experimentation and optimization. Note that differences in concentration or temperature do not support the patentability of subject matter encompassed by

Application/Control umber: 09/648,044

. Art Unit: 2811

the prior art unless there is evidence indicating such concentration or temperature is critical. "[W]here the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation." In re. Aller, 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955). See also. In re. Hoeschele, 406 F.2d 1403, 160 USPQ 809 (CCPA 1969). For more recent cases applying this principle, see. Merck & Co. Inc. v. Biocraft Laboratories Inc., 874 F.2d 804, 10 USPQ2d 1843 (Fed. Cir.), cert. denied, 493 U.S. 975 (1989), and. In re. Kulling, 897 F.2d 1147, 14 USPQ2d 1056 (Fed. Cir. 1990).

Response to Arguments

Applicant argues that Akram et al. and Pan do not teach an overlap region comprising fluorine having an ion implant concentration higher than in adjacent both the first and second leading edges of the gate structure, because fluorine is diffused outwardly into the oxide layer adjacent the sides of the gate structure.

The term "adjacent" means "nearby" or "not distance". Clearly the oxide layer of Akram et al. includes portions without fluorine which are located nearby the overlap region. Therefore, Akram et al. and Pan teach an overlap region comprising fluorine having an ion implant concentration higher than in adjacent both the first and second leading edges of the gate structure, as claimed.

Application/Controllumber: 09/648,044

Art Unit: 2811

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Papers related to this application may be submitted to Technology center (TC) 2800 by facsimile transmission. Papers should be faxed to TC 2800 via the TC 2800 Fax center located in Crystal Plaza 4, room 4-C23. The faxing of such papers must conform with the notice published in the Official Gazette, 1096 OG 30 (November 15, 1989). The Group 2811 Fax Cent r number is (703) 308-7722 and 308-7724. The Group 2811 Fax Center is to be used only for papers related to Group 2811 applications.

Application/Contresumber: 09/648,044

. Art Unit: 2811

Any inquiry concerning this communication or any earlier communication from the Examiner should be directed to *Examiner Nadav* whose telephone number is **(703) 308-8138**. The Examiner is in the Office generally between the hours of 7 AM to 4 PM (Eastern Standard Time) Monday through Friday.

Any inquiry of a general nature or relating to the status of this application should be directed to the **Technology Center Receptionists** whose telephone number is **308-0956**

O.N. October 30, 2003 ORI NADAV
PATENT EXAMINER
TECHNOLOGY CENTER 2800

M. Nata